TenGigEthGtx7.mapping Architecture Reference

Architecture >> TenGigEthGtx7::mapping

Components
TenGigEthGtx7Core

Signals
mAxiReadMaster	AxiLiteReadMasterType
mAxiReadSlave	AxiLiteReadSlaveType
mAxiWriteMaster	AxiLiteWriteMasterType
mAxiWriteSlave	AxiLiteWriteSlaveType
phyRxd	slv ( 63 downto 0 )
phyRxc	slv ( 7 downto 0 )
phyTxd	slv ( 63 downto 0 )
phyTxc	slv ( 7 downto 0 )
areset	sl
txClk322	sl
txUsrClk	sl
txUsrClk2	sl
txUsrRdy	sl
drpReqGnt	sl
drpEn	sl
drpWe	sl
drpAddr	slv ( 15 downto 0 )
drpDi	slv ( 15 downto 0 )
drpRdy	sl
drpDo	slv ( 15 downto 0 )
configurationVector	slv ( 535 downto 0 ) := ( others = > ' 0 ' )
config	TenGigEthConfig
status	TenGigEthStatus
macRxAxisMaster	AxiStreamMasterType
macRxAxisCtrl	AxiStreamCtrlType
macTxAxisMaster	AxiStreamMasterType
macTxAxisSlave	AxiStreamSlaveType

Instantiations
u_axiliteasync	AxiLiteAsync <Entity AxiLiteAsync>
u_sync	SynchronizerVector <Entity SynchronizerVector>
u_mac	EthMacTop <Entity EthMacTop>
u_tengigethgtx7core	tengigethgtx7core
u_tengigethrst	TenGigEthRst <Entity TenGigEthRst>
u_tengigethreg	TenGigEthReg <Entity TenGigEthReg>

---

The documentation for this design unit was generated from the following file:

• ethernet/TenGigEthCore/gtx7/rtl/TenGigEthGtx7.vhd