SURF
Loading...
Searching...
No Matches
SsiFifoTb.testbed Architecture Reference
Architecture >> SsiFifoTb::testbed

Processes

trig  ( txClk )
error_checking  ( rxClk )
results  ( rxClk )
PROCESS_158  ( failed , passed )
trig  ( txClk )
error_checking  ( rxClk )
results  ( rxClk )
PROCESS_364  ( failed , passed )

Constants

CLK_PERIOD_C  time := 10 ns
TPD_C  time := CLK_PERIOD_C/ 4
TX_PACKET_LENGTH_C  slv ( 31 downto 0 ) := x " 0000_000F "
PRBS_SEED_SIZE_C  natural := 32
PRBS_TAPS_C  NaturalArray := ( 0 = > 31 , 1 = > 6 , 2 = > 2 , 3 = > 1 )
PRBS_FLOW_CTRL_C  boolean := true
NOT_PAUSE_FLOW_CONTROL_C  boolean := false
AXI_STREAM_CONFIG_C  AxiStreamConfigType := ( TSTRB_EN_C = > false , TDATA_BYTES_C = > 4 , TDEST_BITS_C = > 8 , TID_BITS_C = > 0 , TKEEP_MODE_C = > TKEEP_COMP_C , TUSER_BITS_C = > 4 , TUSER_MODE_C = > TUSER_FIRST_LAST_C )

Signals

txClk  sl := ' 0 '
txRst  sl := ' 1 '
txRstL  sl := ' 0 '
txTrig  sl := ' 0 '
txForceEofe  sl := ' 0 '
txBusy  sl := ' 0 '
txMaster  AxiStreamMasterType := AXI_STREAM_MASTER_INIT_C
txSlave  AxiStreamSlaveType := AXI_STREAM_SLAVE_INIT_C
txCtrl  AxiStreamCtrlType := AXI_STREAM_CTRL_INIT_C
rxClk  sl := ' 0 '
rxRst  sl := ' 1 '
rxMaster  AxiStreamMasterType := AXI_STREAM_MASTER_INIT_C
rxSlave  AxiStreamSlaveType := AXI_STREAM_SLAVE_INIT_C
prbsFlowCtrlMaster  AxiStreamMasterType := AXI_STREAM_MASTER_INIT_C
prbsFlowCtrlSlave  AxiStreamSlaveType := AXI_STREAM_SLAVE_FORCE_C
updated  sl := ' 0 '
errorDet  sl := ' 0 '
errLength  sl := ' 0 '
errDataBus  sl := ' 0 '
errEofe  sl := ' 0 '
errWordCnt  slv ( 31 downto 0 ) := ( others = > ' 0 ' )
packetLength  slv ( 31 downto 0 ) := ( others = > ' 0 ' )
cnt  slv ( 31 downto 0 ) := ( others = > ' 0 ' )
trigCnt  slv ( 31 downto 0 ) := ( others = > ' 0 ' )
failedVec  slv ( 6 downto 0 ) := ( others = > ' 0 ' )
passed  sl := ' 0 '
failed  sl := ' 0 '

Instantiations

u_fast  ClkRst <Entity ClkRst>
u_slow  ClkRst <Entity ClkRst>
u_tx  SsiPrbsTx <Entity SsiPrbsTx>
u_ssififo  SsiFifo <Entity SsiFifo>
u_rx  SsiPrbsRx <Entity SsiPrbsRx>
u_prbsflowctrl  AxiStreamPrbsFlowCtrl <Entity AxiStreamPrbsFlowCtrl>
u_fast  ClkRst <Entity ClkRst>
u_slow  ClkRst <Entity ClkRst>
u_tx  SsiPrbsTx <Entity SsiPrbsTx>
u_ssififo  SsiFifo <Entity SsiFifo>
u_rx  SsiPrbsRx <Entity SsiPrbsRx>
u_prbsflowctrl  AxiStreamPrbsFlowCtrl <Entity AxiStreamPrbsFlowCtrl>

The documentation for this design unit was generated from the following files: