SURF
Loading...
Searching...
No Matches
Constants | Instantiations | Processes | Records | Signals
JesdTxReg.rtl Architecture Reference
Architecture >> JesdTxReg::rtl

Processes

comb  ( axiRst_i , axilReadMaster , axilWriteMaster , r , s_RdAddr , s_WrAddr , s_statusCnt , s_statusTxArr , sysRefPeriodmax , sysRefPeriodmin )
seq  ( axiClk_i )
comb  ( axiRst_i , axilReadMaster , axilWriteMaster , r , s_RdAddr , s_WrAddr , s_statusCnt , s_statusTxArr , sysRefPeriodmax , sysRefPeriodmin )
seq  ( axiClk_i )

Constants

REG_INIT_C  RegType := ( enableTx = > ( others = > ' 0 ' ) , invertData = > ( others = > ' 0 ' ) , commonCtrl = > " 0110011 " , sysrefDlyTx = > ( others = > ' 0 ' ) , signalSelectArr = > ( others = > b " 0000_0001 " ) , periodStep = > intToSlv ( 1 , PER_STEP_WIDTH_C ) & intToSlv ( 1 , PER_STEP_WIDTH_C ) , posAmplitude = > ( others = > ' 1 ' ) , negAmplitude = > ( others = > ' 0 ' ) , txDiffCtrl = > ( others = > x " FF " ) , txPostCursor = > ( others = > x " 00 " ) , txPreCursor = > ( others = > x " 00 " ) , txPowerDown = > ( others = > ' 0 ' ) , txPolarity = > ( others = > ' 0 ' ) , loopback = > ( others = > ' 0 ' ) , axilReadSlave = > AXI_LITE_READ_SLAVE_INIT_C , axilWriteSlave = > AXI_LITE_WRITE_SLAVE_INIT_C )

Signals

r  RegType := REG_INIT_C
rin  RegType
s_RdAddr  natural := 0
s_WrAddr  natural := 0
s_statusTxArr  txStatuRegisterArray ( L_G- 1 downto 0 )
s_statusCnt  SlVectorArray ( L_G- 1 downto 0 , 31 downto 0 )
s_adcValids  slv ( L_G- 1 downto 0 )
muxOutSelArr  Slv3Array ( L_G- 1 downto 0 )
sigTypeArr  Slv2Array ( L_G- 1 downto 0 )
sysrefDlyTx  slv ( SYSRF_DLY_WIDTH_C- 1 downto 0 )
enableTx  slv ( L_G- 1 downto 0 )
replEnable  sl
scrEnable  sl
invertData  slv ( L_G- 1 downto 0 )
rampStep  slv ( PER_STEP_WIDTH_C- 1 downto 0 )
squarePeriod  slv ( PER_STEP_WIDTH_C- 1 downto 0 )
subClass  sl
gtReset  sl
clearErr  sl
invertSync  sl
enableTestSig  sl
posAmplitude  slv ( F_G* 8 - 1 downto 0 )
negAmplitude  slv ( F_G* 8 - 1 downto 0 )
sysRefPeriodmin  slv ( 15 downto 0 )
sysRefPeriodmax  slv ( 15 downto 0 )

Records

RegType 

Instantiations

u_jesdsysrefmon  JesdSysrefMon <Entity JesdSysrefMon>
u_syncstatusvector  SyncStatusVector <Entity SyncStatusVector>
u_statustxarr  SynchronizerVector <Entity SynchronizerVector>
u_sysrefdlytx  SynchronizerVector <Entity SynchronizerVector>
u_sysrefdlytx_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_enabletx  SynchronizerVector <Entity SynchronizerVector>
u_enabletx_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_subclass  Synchronizer <Entity Synchronizer>
u_subclass_pipeline  RstPipeline <Entity RstPipeline>
u_replenable  Synchronizer <Entity Synchronizer>
u_replenable_pipeline  RstPipeline <Entity RstPipeline>
u_gtreset  Synchronizer <Entity Synchronizer>
u_gtreset_pipeline  RstPipeline <Entity RstPipeline>
u_clearerr  Synchronizer <Entity Synchronizer>
u_clearerr_pipeline  RstPipeline <Entity RstPipeline>
u_invertsync  Synchronizer <Entity Synchronizer>
u_invertsync_pipeline  RstPipeline <Entity RstPipeline>
u_screnable  Synchronizer <Entity Synchronizer>
u_screnable_pipeline  RstPipeline <Entity RstPipeline>
u_rampstep_a  SynchronizerVector <Entity SynchronizerVector>
u_rampstep_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_squareperiod  SynchronizerVector <Entity SynchronizerVector>
u_squareperiod_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_posamplitude  SynchronizerVector <Entity SynchronizerVector>
u_posamplitude_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_negamplitude  SynchronizerVector <Entity SynchronizerVector>
u_negamplitude_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_invertdata  SynchronizerVector <Entity SynchronizerVector>
u_invertdata_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_muxoutselarr  SynchronizerVector <Entity SynchronizerVector>
u_muxoutselarr_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_sigtypearr  SynchronizerVector <Entity SynchronizerVector>
u_sigtypearr_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_jesdsysrefmon  JesdSysrefMon <Entity JesdSysrefMon>
u_syncstatusvector  SyncStatusVector <Entity SyncStatusVector>
u_statustxarr  SynchronizerVector <Entity SynchronizerVector>
u_sysrefdlytx  SynchronizerVector <Entity SynchronizerVector>
u_sysrefdlytx_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_enabletx  SynchronizerVector <Entity SynchronizerVector>
u_enabletx_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_subclass  Synchronizer <Entity Synchronizer>
u_subclass_pipeline  RstPipeline <Entity RstPipeline>
u_replenable  Synchronizer <Entity Synchronizer>
u_replenable_pipeline  RstPipeline <Entity RstPipeline>
u_gtreset  Synchronizer <Entity Synchronizer>
u_gtreset_pipeline  RstPipeline <Entity RstPipeline>
u_clearerr  Synchronizer <Entity Synchronizer>
u_clearerr_pipeline  RstPipeline <Entity RstPipeline>
u_invertsync  Synchronizer <Entity Synchronizer>
u_invertsync_pipeline  RstPipeline <Entity RstPipeline>
u_screnable  Synchronizer <Entity Synchronizer>
u_screnable_pipeline  RstPipeline <Entity RstPipeline>
u_rampstep_a  SynchronizerVector <Entity SynchronizerVector>
u_rampstep_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_squareperiod  SynchronizerVector <Entity SynchronizerVector>
u_squareperiod_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_posamplitude  SynchronizerVector <Entity SynchronizerVector>
u_posamplitude_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_negamplitude  SynchronizerVector <Entity SynchronizerVector>
u_negamplitude_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_invertdata  SynchronizerVector <Entity SynchronizerVector>
u_invertdata_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_muxoutselarr  SynchronizerVector <Entity SynchronizerVector>
u_muxoutselarr_pipeline  RstPipelineVector <Entity RstPipelineVector>
u_sigtypearr  SynchronizerVector <Entity SynchronizerVector>
u_sigtypearr_pipeline  RstPipelineVector <Entity RstPipelineVector>
The documentation for this design unit was generated from the following files: