SURF
Loading...
Searching...
No Matches
Pgp4LiteRxLowSpeedWrapper.rtl Architecture Reference
Architecture >> Pgp4LiteRxLowSpeedWrapper::rtl

Signals

axilClk  sl
axilRst  sl
axilReadMaster  AxiLiteReadMasterType := AXI_LITE_READ_MASTER_INIT_C
axilReadSlave  AxiLiteReadSlaveType := AXI_LITE_READ_SLAVE_INIT_C
axilWriteMaster  AxiLiteWriteMasterType := AXI_LITE_WRITE_MASTER_INIT_C
axilWriteSlave  AxiLiteWriteSlaveType := AXI_LITE_WRITE_SLAVE_INIT_C
pgpTxIn  Pgp4TxInType := PGP4_TX_IN_INIT_C
pgpTxMaster  AxiStreamMasterType := AXI_STREAM_MASTER_INIT_C
pgpTxSlave  AxiStreamSlaveType := AXI_STREAM_SLAVE_FORCE_C
phyTxValid  sl
phyTxData  slv ( 63 downto 0 )
phyTxHeader  slv ( 1 downto 0 )
serWord  slv ( 65 downto 0 )
deserData  Slv8Array ( 0 downto 0 )
dlyLoads  slv ( 0 downto 0 )
dlyCfgs  Slv9Array ( 0 downto 0 )
rxMasters  AxiStreamMasterArray ( 0 downto 0 )

Instantiations

u_sh  SlaveAxiLiteIpIntegrator <Entity SlaveAxiLiteIpIntegrator>
u_tx  Pgp4TxLite <Entity Pgp4TxLite>
u_serializer  Gearbox <Entity Gearbox>
u_dut  Pgp4LiteRxLowSpeed <Entity Pgp4LiteRxLowSpeed>

The documentation for this design unit was generated from the following file: