Pgp4LiteRxLowSpeed Entity Reference

Inheritance diagram for Pgp4LiteRxLowSpeed:

Collaboration diagram for Pgp4LiteRxLowSpeed:

Entities
Pgp4LiteRxLowSpeed.mapping	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_arith
std_logic_unsigned
StdRtlPkg	Package <StdRtlPkg>
AxiStreamPkg	Package <AxiStreamPkg>
AxiLitePkg	Package <AxiLitePkg>
Pgp4Pkg	Package <Pgp4Pkg>

Generics
TPD_G	time := 1 ns
SIMULATION_G	boolean := false
DLY_STEP_SIZE_G	positive range 1 to 255 := 1
NUM_LANE_G	positive := 1
STATUS_CNT_WIDTH_G	natural range 1 to 32 := 16
ERROR_CNT_WIDTH_G	natural range 1 to 32 := 8
AXIL_CLK_FREQ_G	real
AXIL_BASE_ADDR_G	slv ( 31 downto 0 )

Ports
deserClk	in	sl
deserRst	in	sl
deserData	in	Slv8Array ( NUM_LANE_G- 1 downto 0 )
dlyLoad	out	slv ( NUM_LANE_G- 1 downto 0 )
dlyCfg	out	Slv9Array ( NUM_LANE_G- 1 downto 0 )
pgpRxMasters	out	AxiStreamMasterArray ( NUM_LANE_G- 1 downto 0 )
axilClk	in	sl
axilRst	in	sl
axilReadMaster	in	AxiLiteReadMasterType
axilReadSlave	out	AxiLiteReadSlaveType
axilWriteMaster	in	AxiLiteWriteMasterType
axilWriteSlave	out	AxiLiteWriteSlaveType

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/Pgp4RxLiteLowSpeed.vhd
• protocols/pgp/pgp4/core/rtl/Pgp4RxLiteLowSpeed.vhd