SURF
Loading...
Searching...
No Matches
Pgp4CoreLiteTb.testbed Architecture Reference
Architecture >> Pgp4CoreLiteTb::testbed

Processes

PROCESS_139  ( locClk )
PROCESS_140  ( failed , passed )
PROCESS_351  ( locClk )
PROCESS_352  ( failed , passed )

Constants

TPD_C  time := 1 ns
PGP_CLK_PERIOD_C  time := 7 ns
LOC_CLK_PERIOD_C  time := 51 ns
TX_PACKET_LENGTH_C  slv ( 31 downto 0 ) := toSlv ( 256 , 32 )
NUMBER_PACKET_C  slv ( 31 downto 0 ) := x " 000000FF "
PRBS_SEED_SIZE_C  positive := 8 * PGP4_AXIS_CONFIG_C.TDATA_BYTES_C

Signals

pgpTxIn  Pgp4TxInType := PGP4_TX_IN_INIT_C
pgpTxOut  Pgp4TxOutType
pgpTxMaster  AxiStreamMasterType := AXI_STREAM_MASTER_INIT_C
pgpTxSlave  AxiStreamSlaveType := AXI_STREAM_SLAVE_INIT_C
phyValid  sl := ' 0 '
phyData  slv ( 63 downto 0 )
phyHeader  slv ( 1 downto 0 )
pgpRxIn  Pgp4RxInType := PGP4_RX_IN_INIT_C
pgpRxOut  Pgp4RxOutType
pgpRxMaster  AxiStreamMasterType := AXI_STREAM_MASTER_INIT_C
pgpRxCtrl  AxiStreamCtrlType := AXI_STREAM_CTRL_INIT_C
rxMaster  AxiStreamMasterType := AXI_STREAM_MASTER_INIT_C
rxSlave  AxiStreamSlaveType := AXI_STREAM_SLAVE_INIT_C
passed  sl := ' 0 '
failed  sl := ' 0 '
frameRxErr  sl := ' 0 '
updated  sl := ' 0 '
errorDet  sl := ' 0 '
cnt  slv ( 31 downto 0 )
pgpClk  sl := ' 0 '
pgpRst  sl := ' 1 '
locClk  sl := ' 0 '
locRst  sl := ' 1 '

Instantiations

u_pgpclkrst  ClkRst <Entity ClkRst>
u_locclkrst  ClkRst <Entity ClkRst>
u_ssiprbstx  SsiPrbsTx <Entity SsiPrbsTx>
u_dut  Pgp4CoreLite <Entity Pgp4CoreLite>
u_rx_fifo  PgpRxVcFifo <Entity PgpRxVcFifo>
u_ssiprbsrx  SsiPrbsRx <Entity SsiPrbsRx>
u_framerxerr  SynchronizerOneShot <Entity SynchronizerOneShot>
u_pgpclkrst  ClkRst <Entity ClkRst>
u_locclkrst  ClkRst <Entity ClkRst>
u_ssiprbstx  SsiPrbsTx <Entity SsiPrbsTx>
u_dut  Pgp4CoreLite <Entity Pgp4CoreLite>
u_rx_fifo  PgpRxVcFifo <Entity PgpRxVcFifo>
u_ssiprbsrx  SsiPrbsRx <Entity SsiPrbsRx>
u_framerxerr  SynchronizerOneShot <Entity SynchronizerOneShot>

The documentation for this design unit was generated from the following files: