SURF
Loading...
Searching...
No Matches
Sgmii88E1111LvdsUltraScale.mapping Architecture Reference
Architecture >> Sgmii88E1111LvdsUltraScale::mapping

Signals

phyClock  sl
phyReset  sl
phyInitRst  sl
phyIrq  sl
phyMdi  sl
phyMdo  sl := ' 1 '
extPhyRstN  sl := ' 0 '
extPhyReady  sl := ' 0 '
sp10_100  sl := ' 0 '
sp100  sl := ' 0 '
initDone  sl := ' 0 '

Instantiations

u_pwruprst0  PwrUpRst <Entity PwrUpRst>
u_pwruprst1  PwrUpRst <Entity PwrUpRst>
u_phyinitrstsync  RstSync <Entity RstSync>
u_phyctrl  Sgmii88E1111Mdio <Entity Sgmii88E1111Mdio>
u_syncmdi  Synchronizer <Entity Synchronizer>
u_syncirq  Synchronizer <Entity Synchronizer>
u_1gige  GigEthLvdsUltraScale <Entity GigEthLvdsUltraScale>

The documentation for this design unit was generated from the following file: