RoCEv2DcqcnWrapper Entity Reference

Inheritance diagram for RoCEv2DcqcnWrapper:

Collaboration diagram for RoCEv2DcqcnWrapper:

Entities
RoCEv2DcqcnWrapper.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
StdRtlPkg	Package <StdRtlPkg>
AxiStreamPkg	Package <AxiStreamPkg>
SsiPkg	Package <SsiPkg>
AxiLitePkg	Package <AxiLitePkg>
RoCEv2Pkg	Package <RoCEv2Pkg>

Generics
TPD_G	time := 1 ns

Ports
clk	in	sl
rst	in	sl
cnp	in	sl
S_AXIS_TVALID	in	sl
S_AXIS_TDATA	in	slv ( 255 downto 0 )
S_AXIS_TKEEP	in	slv ( 31 downto 0 )
S_AXIS_TLAST	in	sl
S_AXIS_TREADY	out	sl
M_AXIS_TVALID	out	sl
M_AXIS_TDATA	out	slv ( 255 downto 0 )
M_AXIS_TKEEP	out	slv ( 31 downto 0 )
M_AXIS_TLAST	out	sl
M_AXIS_TREADY	in	sl
S_AXIL_AWADDR	in	slv ( 31 downto 0 )
S_AXIL_AWPROT	in	slv ( 2 downto 0 )
S_AXIL_AWVALID	in	sl
S_AXIL_AWREADY	out	sl
S_AXIL_WDATA	in	slv ( 31 downto 0 )
S_AXIL_WSTRB	in	slv ( 3 downto 0 )
S_AXIL_WVALID	in	sl
S_AXIL_WREADY	out	sl
S_AXIL_BRESP	out	slv ( 1 downto 0 )
S_AXIL_BVALID	out	sl
S_AXIL_BREADY	in	sl
S_AXIL_ARADDR	in	slv ( 31 downto 0 )
S_AXIL_ARPROT	in	slv ( 2 downto 0 )
S_AXIL_ARVALID	in	sl
S_AXIL_ARREADY	out	sl
S_AXIL_RDATA	out	slv ( 31 downto 0 )
S_AXIL_RRESP	out	slv ( 1 downto 0 )
S_AXIL_RVALID	out	sl
S_AXIL_RREADY	in	sl

---

The documentation for this design unit was generated from the following file:

• ethernet/RoCEv2/wrappers/RoCEv2DcqcnWrapper.vhd