- Generated by
1.9.8
|
SURF
|
Functions | |
| RoCEv2WorkReqMasterType | ToRoCEv2WorkReqMasterType ( valid: in sl id: in slv( 63 downto 0) opCode: in slv( 3 downto 0) flags: in slv( 4 downto 0) rAddr: in slv( 63 downto 0) rKey: in slv( 31 downto 0) len: in slv( 31 downto 0) lAddr: in slv( 63 downto 0) lKey: in slv( 31 downto 0) sQpn: in slv( 23 downto 0) solicited: in sl comp: in slv( 64 downto 0) swap: in slv( 64 downto 0) immDt: in slv( 32 downto 0) rKeyToInv: in slv( 32 downto 0) srqn: in slv( 24 downto 0) dQpn: in slv( 24 downto 0) qKey: in slv( 32 downto 0) ) |
| RoCEv2WorkCompSlaveType | toRoCEv2WorkCompSlaveType ( ready: in sl ) |
| AxiStreamMasterType | ToAxisMetadataMasterType ( valid: in sl , data: in slv( 302 downto 0) ) |
| AxiStreamSlaveType | ToAxisMetadataSlaveType ( ready: in sl ) |
| RoCEv2DmaReadRespMasterType | ToDmaReadRespMasterType ( valid: in sl initiator: in slv( 3 downto 0) sqpn: in slv( 23 downto 0) wrId: in slv( 63 downto 0) isRespErr: in sl dataStream: in slv( 289 downto 0) ) |
| RoCEv2DmaReadReqSlaveType | ToDmaReadReqSlaveType ( ready: in sl ) |
| AxiStreamMasterType | DmaReadReqToAxiStreamMaster ( wrIn: in RoCEv2DmaReadReqMasterType ) |
| AxiStreamSlaveType | DmaReadReqToAxiStreamSlave ( wrIn: in RoCEv2DmaReadReqSlaveType ) |
| RoCEv2DmaReadReqMasterType | AxiStreamToDmaReadReqMaster ( wrIn: in AxiStreamMasterType ) |
| RoCEv2DmaReadReqSlaveType | AxiStreamToDmaReadReqSlave ( wrIn: in AxiStreamSlaveType ) |
Libraries | |
| ieee | |
| surf | |
Use Clauses | |
| std_logic_1164 | |
| std_logic_unsigned | |
| std_logic_arith | |
| StdRtlPkg | Package <StdRtlPkg> |
| AxiStreamPkg | Package <AxiStreamPkg> |
| SsiPkg | Package <SsiPkg> |
Constants | |
| TDATA_ROCE_NUM_BYTES_C | natural range 1 to 128 := 32 |
| TDATA_UDP_NUM_BYTES_C | natural range 1 to 128 := 16 |
| BLUE_DATA_STREAM_CONFIG_C | AxiStreamConfigType := ssiAxiStreamConfig ( dataBytes = > TDATA_ROCE_NUM_BYTES_C , tDestBits = > 0 ) |
| ROCEV2_AXIS_CONFIG_C | AxiStreamConfigType := ssiAxiStreamConfig ( dataBytes = > TDATA_UDP_NUM_BYTES_C , tKeepMode = > TKEEP_NORMAL_C , tDestBits = > 0 ) |
| ROCE_WORK_REQ_MASTER_INIT_C | RoCEv2WorkReqMasterType := ( valid = > ' 0 ' , id = > ( others = > ' 0 ' ) , opCode = > ( others = > ' 0 ' ) , flags = > ( others = > ' 0 ' ) , rAddr = > ( others = > ' 0 ' ) , rKey = > ( others = > ' 0 ' ) , len = > ( others = > ' 0 ' ) , lAddr = > ( others = > ' 0 ' ) , lKey = > ( others = > ' 0 ' ) , sQpn = > ( others = > ' 0 ' ) , solicited = > ' 0 ' , comp = > ( others = > ' 0 ' ) , swap = > ( others = > ' 0 ' ) , immDt = > ( others = > ' 0 ' ) , rKeyToInv = > ( others = > ' 0 ' ) , srqn = > ( others = > ' 0 ' ) , dQpn = > ( others = > ' 0 ' ) , qKey = > ( others = > ' 0 ' ) ) |
| ROCE_WORK_REQ_SLAVE_INIT_C | RoCEv2WorkReqSlaveType := ( ready = > ' 0 ' ) |
| ROCE_WORK_REQ_SLAVE_FORCE_C | RoCEv2WorkReqSlaveType := ( ready = > ' 1 ' ) |
| ROCE_WORK_COMP_MASTER_INIT_C | RoCEv2WorkCompMasterType := ( valid = > ' 0 ' , id = > ( others = > ' 0 ' ) , opCode = > ( others = > ' 0 ' ) , flags = > ( others = > ' 0 ' ) , status = > ( others = > ' 0 ' ) , len = > ( others = > ' 0 ' ) , pKey = > ( others = > ' 0 ' ) , qpn = > ( others = > ' 0 ' ) , immDt = > ( others = > ' 0 ' ) , rKeyToInv = > ( others = > ' 0 ' ) ) |
| ROCE_WORK_COMP_SLAVE_INIT_C | RoCEv2WorkCompSlaveType := ( ready = > ' 0 ' ) |
| ROCE_WORK_COMP_SLAVE_FORCE_C | RoCEv2WorkCompSlaveType := ( ready = > ' 1 ' ) |
| ROCE_DMA_READ_REQ_MASTER_INIT_C | RoCEv2DmaReadReqMasterType := ( valid = > ' 0 ' , initiator = > ( others = > ' 0 ' ) , sQpn = > ( others = > ' 0 ' ) , wrId = > ( others = > ' 0 ' ) , startAddr = > ( others = > ' 0 ' ) , len = > ( others = > ' 0 ' ) , mrIdx = > ' 0 ' ) |
| ROCE_DMA_READ_REQ_SLAVE_INIT_C | RoCEv2DmaReadReqSlaveType := ( ready = > ' 0 ' ) |
| ROCE_DMA_READ_REQ_SLAVE_FORCE_C | RoCEv2DmaReadReqSlaveType := ( ready = > ' 1 ' ) |
| ROCE_DMA_READ_RESP_MASTER_INIT_C | RoCEv2DmaReadRespMasterType := ( valid = > ' 0 ' , initiator = > ( others = > ' 0 ' ) , sQpn = > ( others = > ' 0 ' ) , wrId = > ( others = > ' 0 ' ) , isRespErr = > ' 0 ' , dataStream = > ( others = > ' 0 ' ) ) |
| ROCE_DMA_READ_RESP_SLAVE_INIT_C | RoCEv2DmaReadRespSlaveType := ( ready = > ' 0 ' ) |
| ROCE_DMA_READ_RESP_SLAVE_FORCE_C | RoCEv2DmaReadRespSlaveType := ( ready = > ' 1 ' ) |
1.9.8