SURF
Loading...
Searching...
No Matches
Pgp2bGtx7VarLatWrapper.mapping Architecture Reference
Architecture >> Pgp2bGtx7VarLatWrapper::mapping

Signals

refClk  sl
refClkDiv2  sl := ' 0 '
stableClock  sl
extRstSync  sl
pgpClock  sl
pgpReset  sl

Instantiations

ibufds_gte2_inst  ibufds_gte2
bufg_inst  bufg
rstsync_inst  RstSync <Entity RstSync>
clockmanager7_inst  ClockManager7 <Entity ClockManager7>
pgp2bgtx7varlat_inst  Pgp2bGtx7VarLat <Entity Pgp2bGtx7VarLat>

The documentation for this design unit was generated from the following file: