Pgp2bGtx7VarLat Entity Reference

Inheritance diagram for Pgp2bGtx7VarLat:

Collaboration diagram for Pgp2bGtx7VarLat:

Entities
Pgp2bGtx7VarLat.mapping	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
StdRtlPkg	Package <StdRtlPkg>
AxiStreamPkg	Package <AxiStreamPkg>
Pgp2bPkg	Package <Pgp2bPkg>
AxiLitePkg	Package <AxiLitePkg>

Generics
TPD_G	time := 1 ns
SIM_GTRESET_SPEEDUP_G	string := " FALSE "
SIM_VERSION_G	string := " 4.0 "
STABLE_CLOCK_PERIOD_G	real := 4 . 0E - 9
CPLL_REFCLK_SEL_G	bit_vector := " 001 "
CPLL_FBDIV_G	integer := 4
CPLL_FBDIV_45_G	integer := 5
CPLL_REFCLK_DIV_G	integer := 1
RXOUT_DIV_G	integer := 2
TXOUT_DIV_G	integer := 2
RX_CLK25_DIV_G	integer := 7
TX_CLK25_DIV_G	integer := 7
PMA_RSV_G	bit_vector := x " 00018480 "
RX_OS_CFG_G	bit_vector := " 0000010000000 "
RXCDR_CFG_G	bit_vector := x " 03000023FF40200020 "
RXDFEXYDEN_G	sl := ' 0 '
RX_EQUALIZER_G	string := " DFE "
RX_DFE_KL_CFG2_G	bit_vector := x " 3010D90C "
TX_PLL_G	string := " QPLL "
RX_PLL_G	string := " CPLL "
TX_BUF_EN_G	boolean := true
TX_OUTCLK_SRC_G	string := " OUTCLKPMA "
TX_DLY_BYPASS_G	sl := ' 1 '
TX_PHASE_ALIGN_G	string := " NONE "
TX_BUF_ADDR_MODE_G	string := " FULL "
VC_INTERLEAVE_G	integer := 0
PAYLOAD_CNT_TOP_G	integer := 7
NUM_VC_EN_G	integer range 1 to 4 := 4
TX_POLARITY_G	sl := ' 0 '
RX_POLARITY_G	sl := ' 0 '
TX_ENABLE_G	boolean := true
RX_ENABLE_G	boolean := true

Ports
stableClk	in	sl
gtCPllRefClk	in	sl := ' 0 '
gtCPllLock	out	sl
gtQPllRefClk	in	sl := ' 0 '
gtQPllClk	in	sl := ' 0 '
gtQPllLock	in	sl := ' 1 '
gtQPllRefClkLost	in	sl := ' 0 '
gtQPllReset	out	sl
gtTxP	out	sl
gtTxN	out	sl
gtRxP	in	sl
gtRxN	in	sl
pgpTxReset	in	sl
pgpTxClk	in	sl
pgpTxRecClk	out	sl
pgpTxMmcmReset	out	sl
pgpTxMmcmLocked	in	sl := ' 1 '
pgpRxReset	in	sl
pgpRxRecClk	out	sl
pgpRxClk	in	sl
pgpRxMmcmReset	out	sl
pgpRxMmcmLocked	in	sl := ' 1 '
pgpRxIn	in	Pgp2bRxInType
pgpRxOut	out	Pgp2bRxOutType
pgpTxIn	in	Pgp2bTxInType
pgpTxOut	out	Pgp2bTxOutType
pgpTxMasters	in	AxiStreamMasterArray ( 3 downto 0 ) := ( others = > AXI_STREAM_MASTER_INIT_C )
pgpTxSlaves	out	AxiStreamSlaveArray ( 3 downto 0 )
pgpRxMasters	out	AxiStreamMasterArray ( 3 downto 0 )
pgpRxMasterMuxed	out	AxiStreamMasterType
pgpRxCtrl	in	AxiStreamCtrlArray ( 3 downto 0 )
txPreCursor	in	slv ( 4 downto 0 ) := ( others = > ' 0 ' )
txPostCursor	in	slv ( 4 downto 0 ) := ( others = > ' 0 ' )
txDiffCtrl	in	slv ( 3 downto 0 ) := " 1000 "
axilClk	in	sl := ' 0 '
axilRst	in	sl := ' 0 '
axilReadMaster	in	AxiLiteReadMasterType := AXI_LITE_READ_MASTER_INIT_C
axilReadSlave	out	AxiLiteReadSlaveType
axilWriteMaster	in	AxiLiteWriteMasterType := AXI_LITE_WRITE_MASTER_INIT_C
axilWriteSlave	out	AxiLiteWriteSlaveType

---

The documentation for this design unit was generated from the following file:

• protocols/pgp/pgp2b/gtx7/rtl/Pgp2bGtx7VarLat.vhd