SURF
Loading...
Searching...
No Matches
Pgp2bGtp7VarLatWrapper.mapping Architecture Reference
Architecture >> Pgp2bGtp7VarLatWrapper::mapping

Signals

refClk  sl
refClkDiv2  sl
stableClock  sl
extRstSync  sl
pgpClock  sl
pgpTxRecClk  sl
pgpReset  sl
pgpTxMmcmLocked  sl
pgpTxMmcmReset  sl
pllRefClk  slv ( 1 downto 0 )
pllLockDetClk  slv ( 1 downto 0 )
qPllReset  slv ( 1 downto 0 )
gtQPllOutRefClk  slv ( 1 downto 0 )
gtQPllOutClk  slv ( 1 downto 0 )
gtQPllLock  slv ( 1 downto 0 )
gtQPllRefClkLost  slv ( 1 downto 0 )
gtQPllReset  slv ( 1 downto 0 )

Instantiations

ibufds_gte2_inst  ibufds_gte2
bufg_inst  bufg
clockmanager7_inst  ClockManager7 <Entity ClockManager7>
quad_pll_inst  Gtp7QuadPll <Entity Gtp7QuadPll>
pgp2bgtp7varlat_inst  Pgp2bGtp7VarLat <Entity Pgp2bGtp7VarLat>

The documentation for this design unit was generated from the following file: