AxiLiteAsyncIpIntegrator.rtl Architecture Reference

Architecture >> AxiLiteAsyncIpIntegrator::rtl

Signals
sAxiAResetN	sl := ' 1 '
mAxiAResetN	sl := ' 1 '
sAxiReadMaster	AxiLiteReadMasterType := AXI_LITE_READ_MASTER_INIT_C
sAxiReadSlave	AxiLiteReadSlaveType := AXI_LITE_READ_SLAVE_INIT_C
sAxiWriteMaster	AxiLiteWriteMasterType := AXI_LITE_WRITE_MASTER_INIT_C
sAxiWriteSlave	AxiLiteWriteSlaveType := AXI_LITE_WRITE_SLAVE_INIT_C
mAxiReadMaster	AxiLiteReadMasterType := AXI_LITE_READ_MASTER_INIT_C
mAxiReadSlave	AxiLiteReadSlaveType := AXI_LITE_READ_SLAVE_INIT_C
mAxiWriteMaster	AxiLiteWriteMasterType := AXI_LITE_WRITE_MASTER_INIT_C
mAxiWriteSlave	AxiLiteWriteSlaveType := AXI_LITE_WRITE_SLAVE_INIT_C

Instantiations
u_slaveshim	SlaveAxiLiteIpIntegrator <Entity SlaveAxiLiteIpIntegrator>
u_mastershim	MasterAxiLiteIpIntegrator <Entity MasterAxiLiteIpIntegrator>
u_dut	AxiLiteAsync <Entity AxiLiteAsync>

---

The documentation for this design unit was generated from the following file:

• axi/axi-lite/ip_integrator/AxiLiteAsyncIpIntegrator.vhd