Reference

This section is the lookup reference for axi-pcie-core: RTL entity ports and generics, the BAR0 register address map, PyRogue class signatures, and the supported-board catalogue. Unlike the Explanation section, these pages are designed for scanning, not reading start-to-finish.