SURF
Loading...
Searching...
No Matches
UdpEngineTx.rtl Architecture Reference
Architecture >> UdpEngineTx::rtl

Processes

comb  ( arpTabFound , arpTabIpAddr , arpTabMacAddr , ibMasters , localIp , localMac , obDhcpMaster , r , remoteIp , remoteMac , remotePort , rst , txSlave )
seq  ( clk )

Constants

PORT_C  Slv16Array ( SIZE_G- 1 downto 0 ) := EthPortArrayBigEndian ( PORT_G , SIZE_G )
REG_INIT_C  RegType := ( linkUp = > ( others = > ' 0 ' ) , tKeep = > ( others = > ' 0 ' ) , tData = > ( others = > ' 0 ' ) , tLast = > ' 0 ' , eofe = > ' 0 ' , chPntr = > 0 , index = > 0 , arpPos = > ( others = > ( others = > ' 0 ' ) ) , obDhcpSlave = > AXI_STREAM_SLAVE_INIT_C , ibSlaves = > ( others = > AXI_STREAM_SLAVE_INIT_C ) , txMaster = > AXI_STREAM_MASTER_INIT_C , state = > IDLE_S )

Types

StateType  ( IDLE_S , ACC_ARP_TAB_S , DHCP_HDR_S , HDR_S , DHCP_BUFFER_S , BUFFER_S , LAST_S )

Signals

r  RegType := REG_INIT_C
rin  RegType
txMaster  AxiStreamMasterType
txSlave  AxiStreamSlaveType

Records

RegType 

Instantiations

u_txpipeline  AxiStreamPipeline <Entity AxiStreamPipeline>

The documentation for this design unit was generated from the following file: