SURF
Loading...
Searching...
No Matches
Instantiations
|
Signals
UartSem.mapping Architecture Reference
Architecture >>
UartSem::mapping
Signals
wrData
sl
wrValid
sl
wrFull
sl
wrReady
sl
rdData
sl
rdValid
sl
rdEmpty
sl
rdReady
sl
semIb
SemIbType
:
=
SEM_IB_INIT_C
semOb
SemObType
Instantiations
u_sem
SemWrapper
<Entity SemWrapper>
u_uart
UartWrapper
<Entity UartWrapper>
The documentation for this design unit was generated from the following file:
xilinx/7Series/sem/rtl/
UartSem.vhd
UartSem
mapping
Generated by
1.9.8