UartWrapper Entity Reference

Inheritance diagram for UartWrapper:

Collaboration diagram for UartWrapper:

Entities
UartWrapper.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_arith
std_logic_unsigned
StdRtlPkg	Package <StdRtlPkg>

Generics
TPD_G	time := 1 ns
CLK_FREQ_G	real := 125 . 0E + 6
BAUD_RATE_G	integer := 115200
BAUD_MULT_G	integer range 1 to 16 := 16
STOP_BITS_G	integer range 1 to 2 := 1
PARITY_G	string := " NONE "
DATA_WIDTH_G	integer range 5 to 8 := 8
MEMORY_TYPE_G	string := " distributed "
FIFO_ADDR_WIDTH_G	integer range 4 to 48 := 4

Ports
clk	in	sl
rst	in	sl
wrData	in	slv ( 7 downto 0 )
wrValid	in	sl
wrReady	out	sl
rdData	out	slv ( 7 downto 0 )
rdValid	out	sl
rdReady	in	sl
tx	out	sl
rx	in	sl

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/UartWrapper.vhd
• protocols/uart/rtl/UartWrapper.vhd