Architecture >> SsiPrbsRateGen::rtl
|
comb | ( axilReadMaster , axilWriteMaster , bandwidth , bandwidthMax , bandwidthMin , busy , frameRate , frameRateMax , frameRateMin , localRst , r ) |
seq | ( localClk , localRst ) |
comb | ( axilReadMaster , axilWriteMaster , bandwidth , bandwidthMax , bandwidthMin , busy , frameRate , frameRateMax , frameRateMin , localRst , r ) |
seq | ( localClk , localRst ) |
|
REG_INIT_C | RegType := ( axilReadSlave = > AXI_LITE_READ_SLAVE_INIT_C , axilWriteSlave = > AXI_LITE_WRITE_SLAVE_INIT_C , trig = > ' 0 ' , packetLength = > ( others = > ' 0 ' ) , genPeriod = > ( others = > ' 0 ' ) , genEnable = > ' 0 ' , genOne = > ' 0 ' , genMissed = > ( others = > ' 0 ' ) , genCount = > ( others = > ' 0 ' ) , frameCount = > ( others = > ' 0 ' ) , statReset = > ' 0 ' ) |
The documentation for this design unit was generated from the following files:
- build/SRC_VHDL/surf/SsiPrbsRateGen.vhd
- protocols/ssi/rtl/SsiPrbsRateGen.vhd