SURF
Loading...
Searching...
No Matches
SpiSlave.rtl Architecture Reference
Architecture >> SpiSlave::rtl

Functions

boolean   isLeadingEdge
boolean   isTrailingEdge

Processes

comb  ( mosiSync , r , rdData , rdStb , rst , sclkSync , selLSync )
seq  ( clk )

Procedures

  shift
  sample

Constants

MAX_COUNT_C  integer := WORD_SIZE_G- 1
REG_INIT_C  RegType := ( mosiLast = > ' 0 ' , sclkLast = > ' 0 ' , selLLast = > ' 1 ' , shiftReg = > ( others = > ' 0 ' ) , shiftCnt = > toSlv ( MAX_COUNT_C , log2 ( WORD_SIZE_G ) ) , gotSclk = > ' 0 ' , wrStb = > ' 0 ' )

Signals

r  RegType := REG_INIT_C
rin  RegType
mosiSync  sl
sclkSync  sl
selLSync  sl

Records

RegType 

Instantiations

sel_synchronizer  Synchronizer <Entity Synchronizer>
sclk_synchronizer  Synchronizer <Entity Synchronizer>
mosi_synchronizer  Synchronizer <Entity Synchronizer>

The documentation for this design unit was generated from the following file: