Loading...
Searching...
No Matches
SaciAxiLiteMaster Entity Reference
Inheritance diagram for SaciAxiLiteMaster: Collaboration diagram for SaciAxiLiteMaster:Entities | |
| SaciAxiLiteMaster.rtl | architecture |
Libraries | |
| ieee | |
| surf | |
Use Clauses | |
| std_logic_1164 | |
| std_logic_unsigned | |
| std_logic_arith | |
| StdRtlPkg | Package <StdRtlPkg> |
| AxiLitePkg | Package <AxiLitePkg> |
| SaciMasterPkg | Package <SaciMasterPkg> |
Generics | |
| TPD_G | time := 1 ns |
Ports | ||
| rstL | in | sl |
| saciClk | in | sl |
| saciCmd | in | sl |
| saciSelL | in | sl |
| saciRsp | out | sl |
| axilClk | in | sl |
| axilRst | in | sl |
| axilReadMaster | out | AxiLiteReadMasterType |
| axilReadSlave | in | AxiLiteReadSlaveType |
| axilWriteMaster | out | AxiLiteWriteMasterType |
| axilWriteSlave | in | AxiLiteWriteSlaveType |
The documentation for this design unit was generated from the following files:
- build/SRC_VHDL/surf/SaciAxiLiteMaster.vhd
- protocols/saci/saci1/rtl/SaciAxiLiteMaster.vhd
