RssiCore Entity Reference

Inheritance diagram for RssiCore:

Collaboration diagram for RssiCore:

Entities
RssiCore.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_unsigned
std_logic_arith
math_real
StdRtlPkg	Package <StdRtlPkg>
RssiPkg	Package <RssiPkg>
SsiPkg	Package <SsiPkg>
AxiStreamPkg	Package <AxiStreamPkg>
AxiLitePkg	Package <AxiLitePkg>

Generics
TPD_G	time := 1 ns
CLK_FREQUENCY_G	real := 100 . 0E6
TIMEOUT_UNIT_G	real := 1 . 0E - 6
SERVER_G	boolean := true
RETRANSMIT_ENABLE_G	boolean := true
WINDOW_ADDR_SIZE_G	positive range 1 to 10 := 3
SEGMENT_ADDR_SIZE_G	positive := 7
APP_AXIS_CONFIG_G	AxiStreamConfigType
TSP_AXIS_CONFIG_G	AxiStreamConfigType
BYP_TX_BUFFER_G	boolean := false
BYP_RX_BUFFER_G	boolean := false
SYNTH_MODE_G	string := " inferred "
MEMORY_TYPE_G	string := " block "
INIT_SEQ_N_G	natural := 16#80#
CONN_ID_G	positive := 16#12345678#
VERSION_G	positive := 1
HEADER_CHKSUM_EN_G	boolean := true
MAX_NUM_OUTS_SEG_G	positive range 2 to 1024 := 8
MAX_SEG_SIZE_G	positive := 1024
ACK_TOUT_G	positive := 25
RETRANS_TOUT_G	positive := 50
NULL_TOUT_G	positive := 200
MAX_RETRANS_CNT_G	positive := 2
MAX_CUM_ACK_CNT_G	positive := 3

Ports
clk_i	in	sl
rst_i	in	sl
openRq_i	in	sl
closeRq_i	in	sl
inject_i	in	sl := ' 0 '
sAppAxisMaster_i	in	AxiStreamMasterType
sAppAxisSlave_o	out	AxiStreamSlaveType
mAppAxisMaster_o	out	AxiStreamMasterType
mAppAxisSlave_i	in	AxiStreamSlaveType
sTspAxisMaster_i	in	AxiStreamMasterType
sTspAxisSlave_o	out	AxiStreamSlaveType
mTspAxisMaster_o	out	AxiStreamMasterType
mTspAxisSlave_i	in	AxiStreamSlaveType
axiClk_i	in	sl := ' 0 '
axiRst_i	in	sl := ' 0 '
axilReadMaster	in	AxiLiteReadMasterType := AXI_LITE_READ_MASTER_INIT_C
axilReadSlave	out	AxiLiteReadSlaveType
axilWriteMaster	in	AxiLiteWriteMasterType := AXI_LITE_WRITE_MASTER_INIT_C
axilWriteSlave	out	AxiLiteWriteSlaveType
statusReg_o	out	slv ( 8 downto 0 )
maxSegSize_o	out	slv ( 15 downto 0 )

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/RssiCore.vhd
• protocols/rssi/v1/rtl/RssiCore.vhd