RogueHtspSim Entity Reference

Inheritance diagram for RogueHtspSim:

Collaboration diagram for RogueHtspSim:

Entities
RogueHtspSim.sim	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_arith
std_logic_unsigned
StdRtlPkg	Package <StdRtlPkg>
AxiLitePkg	Package <AxiLitePkg>
AxiStreamPkg	Package <AxiStreamPkg>
HtspPkg	Package <HtspPkg>

Generics
TPD_G	time := 1 ns
PORT_NUM_G	natural range 1024 to 49151 := 9000
NUM_VC_G	integer range 1 to 16 := 4
EN_SIDEBAND_G	boolean := false

Ports
htspRefClk	in	sl
htspClk	out	sl
htspRst	out	sl
htspRxIn	in	HtspRxInType
htspRxOut	out	HtspRxOutType
htspTxIn	in	HtspTxInType
htspTxOut	out	HtspTxOutType
htspTxMasters	in	AxiStreamMasterArray ( NUM_VC_G- 1 downto 0 )
htspTxSlaves	out	AxiStreamSlaveArray ( NUM_VC_G- 1 downto 0 )
htspRxMasters	out	AxiStreamMasterArray ( NUM_VC_G- 1 downto 0 )
htspRxSlaves	in	AxiStreamSlaveArray ( NUM_VC_G- 1 downto 0 )
axilClk	in	sl := ' 0 '
axilRst	in	sl := ' 0 '
axilReadMaster	in	AxiLiteReadMasterType := AXI_LITE_READ_MASTER_INIT_C
axilReadSlave	out	AxiLiteReadSlaveType := AXI_LITE_READ_SLAVE_EMPTY_OK_C
axilWriteMaster	in	AxiLiteWriteMasterType := AXI_LITE_WRITE_MASTER_INIT_C
axilWriteSlave	out	AxiLiteWriteSlaveType := AXI_LITE_WRITE_SLAVE_EMPTY_OK_C

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/RogueHtspSim.vhd
• protocols/htsp/core/tb/RogueHtspSim.vhd