JesdAlignFrRepCh Entity Reference

Inheritance diagram for JesdAlignFrRepCh:

Entities
JesdAlignFrRepCh.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_unsigned
std_logic_arith
StdRtlPkg	Package <StdRtlPkg>
Jesd204bPkg	Package <Jesd204bPkg>

Generics
TPD_G	time := 1 ns
F_G	positive := 2

Ports
clk	in	sl
rst	in	sl
replEnable_i	in	sl
scrEnable_i	in	sl
alignFrame_i	in	sl
dataValid_i	in	sl
dataRx_i	in	slv ( ( GT_WORD_SIZE_C* 8 ) - 1 downto 0 )
chariskRx_i	in	slv ( GT_WORD_SIZE_C- 1 downto 0 )
sampleData_o	out	slv ( ( GT_WORD_SIZE_C* 8 ) - 1 downto 0 )
sampleDataValid_o	out	sl
alignErr_o	out	sl
positionErr_o	out	sl

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/JesdAlignFrRepCh.vhd
• protocols/jesd204b/rtl/JesdAlignFrRepCh.vhd