SURF
Loading...
Searching...
No Matches
I2cRegMasterAxiBridge Entity Reference
+ Inheritance diagram for I2cRegMasterAxiBridge:

Entities

I2cRegMasterAxiBridge.rtl  architecture
 

Libraries

ieee 
surf 

Use Clauses

std_logic_1164 
std_logic_arith 
std_logic_unsigned 
StdRtlPkg  Package <StdRtlPkg>
AxiLitePkg  Package <AxiLitePkg>
I2cPkg  Package <I2cPkg>

Generics

TPD_G  time := 1 ns
DEVICE_MAP_G  I2cAxiLiteDevArray := I2C_AXIL_DEV_ARRAY_DEFAULT_C

Ports

axiClk   in   sl
axiRst   in   sl
axiReadMaster   in   AxiLiteReadMasterType
axiReadSlave   out   AxiLiteReadSlaveType
axiWriteMaster   in   AxiLiteWriteMasterType
axiWriteSlave   out   AxiLiteWriteSlaveType
i2cSelectOut   out   slv ( DEVICE_MAP_G ' length- 1 downto 0 )
i2cRegMasterIn   out   I2cRegMasterInType
i2cRegMasterOut   in   I2cRegMasterOutType

The documentation for this design unit was generated from the following files: