SURF
Loading...
Searching...
No Matches
HtspRxFifo.mapping Architecture Reference
Architecture >> HtspRxFifo::mapping

Processes

BLOWOFF_FILTER  ( htspRxMasters , rxlinkReady )

Signals

htspMasters  AxiStreamMasterArray ( NUM_VC_G- 1 downto 0 )
rxMasters  AxiStreamMasterArray ( NUM_VC_G- 1 downto 0 )
rxSlaves  AxiStreamSlaveArray ( NUM_VC_G- 1 downto 0 )
disableSel  slv ( NUM_VC_G- 1 downto 0 )
rxMaster  AxiStreamMasterType
rxSlave  AxiStreamSlaveType
htspReset  sl
appResets  slv ( NUM_VC_G- 1 downto 0 )

Instantiations

u_htsprst  RstPipeline <Entity RstPipeline>
u_apprst  RstPipeline <Entity RstPipeline>
u_fifo  AxiStreamFifoV2 <Entity AxiStreamFifoV2>
async_fifo  AxiStreamFifoV2 <Entity AxiStreamFifoV2>

The documentation for this design unit was generated from the following file: