GtyUltraScaleQuadPll.mapping Architecture Reference

Architecture >> GtyUltraScaleQuadPll::mapping

Signals
gtRefClk0	slv ( 1 downto 0 )
gtRefClk1	slv ( 1 downto 0 )
gtNorthRefClk0	slv ( 1 downto 0 )
gtNorthRefClk1	slv ( 1 downto 0 )
gtSouthRefClk0	slv ( 1 downto 0 )
gtSouthRefClk1	slv ( 1 downto 0 )
gtGRefClk	slv ( 1 downto 0 )
drpEn	sl := ' 0 '
drpWe	sl := ' 0 '
drpRdy	sl := ' 0 '
drpAddr	slv ( 15 downto 0 ) := ( others = > ' 0 ' )
drpDi	slv ( 15 downto 0 ) := ( others = > ' 0 ' )
drpDo	slv ( 15 downto 0 ) := ( others = > ' 0 ' )

Instantiations
gtye4_common_inst	gtye4_common
u_axilitetodrp	AxiLiteToDrp <Entity AxiLiteToDrp>

---

The documentation for this design unit was generated from the following file:

• xilinx/UltraScale+/gthUs/rtl/GtyUltraScaleQuadPll.vhd