GigEthGth7.mapping Architecture Reference

Architecture >> GigEthGth7::mapping

Components
GigEthGth7Core

Signals
config	GigEthConfigType
status	GigEthStatusType
mAxiReadMaster	AxiLiteReadMasterType
mAxiReadSlave	AxiLiteReadSlaveType
mAxiWriteMaster	AxiLiteWriteMasterType
mAxiWriteSlave	AxiLiteWriteSlaveType
gmiiTxClk	sl
gmiiTxd	slv ( 7 downto 0 )
gmiiTxEn	sl
gmiiTxEr	sl
gmiiRxClk	sl
gmiiRxd	slv ( 7 downto 0 )
gmiiRxDv	sl
gmiiRxEr	sl
areset	sl
coreRst	sl

Instantiations
u_axiliteasync	AxiLiteAsync <Entity AxiLiteAsync>
u_pwruprst	PwrUpRst <Entity PwrUpRst>
u_mac	EthMacTop <Entity EthMacTop>
u_gigethgth7core	gigethgth7core
u_gigethreg	GigEthReg <Entity GigEthReg>

---

The documentation for this design unit was generated from the following file:

• ethernet/GigEthCore/gth7/rtl/GigEthGth7.vhd