SURF
Loading...
Searching...
No Matches
CoaXPressOverFiberGthUsIpWrapper.mapping Architecture Reference
Architecture >> CoaXPressOverFiberGthUsIpWrapper::mapping

Components

CoaXPressOverFiberGthUsIp 

Signals

phyClk156  sl
phyClk312  sl
phyRst312  sl
txReset  sl
txRstDone  sl
rxPhyReady  sl
rxPhyRst  sl
rxReset  sl
rxRstDone  sl
xgmiiTxd  slv ( 63 downto 0 ) := CXPOF_IDLE_WORD_C& CXPOF_IDLE_WORD_C
xgmiiTxc  slv ( 7 downto 0 ) := x " FF "
xgmiiRxd  slv ( 63 downto 0 )
xgmiiRxc  slv ( 7 downto 0 )

Instantiations

u_txrst  RstSync <Entity RstSync>
u_txlinkup  RstSync <Entity RstSync>
u_rxrst  RstSync <Entity RstSync>
u_rxlinkup  RstSync <Entity RstSync>
u_rxphyrst  RstSync <Entity RstSync>
u_gt  coaxpressoverfibergthusip
u_phyclk312  ClockManagerUltraScale <Entity ClockManagerUltraScale>
u_bridge  CoaXPressOverFiberBridge <Entity CoaXPressOverFiberBridge>

The documentation for this design unit was generated from the following file: