SURF
Loading...
Searching...
No Matches
AxiStreamTimer Entity Reference
+ Inheritance diagram for AxiStreamTimer:
+ Collaboration diagram for AxiStreamTimer:

Entities

AxiStreamTimer.rtl  architecture
 

Libraries

ieee 
surf 

Use Clauses

std_logic_1164 
std_logic_unsigned 
numeric_std 
StdRtlPkg  Package <StdRtlPkg>
AxiLitePkg  Package <AxiLitePkg>
AxiStreamPkg  Package <AxiStreamPkg>

Generics

TPD_G  time := 1 ns
NUM_STREAMS_G  integer range 1 to 8 := 1
NUM_EVENT_G  integer range 1 to 16 := 1

Ports

axisClk   in   sl
axisRst   in   sl
streamMasters   in   AxiStreamMasterArray ( NUM_STREAMS_G- 1 downto 0 )
streamSlaves   in   AxiStreamSlaveArray ( NUM_STREAMS_G- 1 downto 0 )
axilClk   in   sl
axilRst   in   sl
axilReadMaster   in   AxiLiteReadMasterType
axilReadSlave   out   AxiLiteReadSlaveType
axilWriteMaster   in   AxiLiteWriteMasterType
axilWriteSlave   out   AxiLiteWriteSlaveType

The documentation for this design unit was generated from the following file: