AxiMemTesterIpIntegrator.rtl Architecture Reference

Architecture >> AxiMemTesterIpIntegrator::rtl

Constants
AXI_CONFIG_C	AxiConfigType := axiConfig ( ADDR_WIDTH_C = > ADDR_WIDTH_G , DATA_BYTES_C = > DATA_BYTES_G , ID_BITS_C = > ID_WIDTH_G , LEN_BITS_C = > 8 )
START_ADDR_C	slv ( 31 downto 0 ) := x " 00000000 "
STOP_ADDR_C	slv ( 31 downto 0 ) := x " 00000FFF "

Signals
axilResetN	sl := ' 1 '
axiResetN	sl := ' 1 '
mAxiAwLock	slv ( 1 downto 0 ) := ( others = > ' 0 ' )
mAxiArLock	slv ( 1 downto 0 ) := ( others = > ' 0 ' )
axilReadMaster	AxiLiteReadMasterType := AXI_LITE_READ_MASTER_INIT_C
axilReadSlave	AxiLiteReadSlaveType := AXI_LITE_READ_SLAVE_INIT_C
axilWriteMaster	AxiLiteWriteMasterType := AXI_LITE_WRITE_MASTER_INIT_C
axilWriteSlave	AxiLiteWriteSlaveType := AXI_LITE_WRITE_SLAVE_INIT_C
axiReadMaster	AxiReadMasterType := AXI_READ_MASTER_INIT_C
axiReadSlave	AxiReadSlaveType := AXI_READ_SLAVE_INIT_C
axiWriteMaster	AxiWriteMasterType := AXI_WRITE_MASTER_INIT_C
axiWriteSlave	AxiWriteSlaveType := AXI_WRITE_SLAVE_INIT_C

Instantiations
u_axil	SlaveAxiLiteIpIntegrator <Entity SlaveAxiLiteIpIntegrator>
u_m_axi	MasterAxiIpIntegrator <Entity MasterAxiIpIntegrator>
u_dut	AxiMemTester <Entity AxiMemTester>

---

The documentation for this design unit was generated from the following file:

• axi/axi4/ip_integrator/AxiMemTesterIpIntegrator.vhd