AxiLiteSlaveIpIntegrator.rtl Architecture Reference

Architecture >> AxiLiteSlaveIpIntegrator::rtl

Signals
req	AxiLiteReqType := AXI_LITE_REQ_INIT_C
ack	AxiLiteAckType := AXI_LITE_ACK_INIT_C
axilReadMaster	AxiLiteReadMasterType := AXI_LITE_READ_MASTER_INIT_C
axilReadSlave	AxiLiteReadSlaveType := AXI_LITE_READ_SLAVE_INIT_C
axilWriteMaster	AxiLiteWriteMasterType := AXI_LITE_WRITE_MASTER_INIT_C
axilWriteSlave	AxiLiteWriteSlaveType := AXI_LITE_WRITE_SLAVE_INIT_C
sAxiAResetN	sl := ' 1 '

Instantiations
u_shimlayer	SlaveAxiLiteIpIntegrator <Entity SlaveAxiLiteIpIntegrator>
u_dut	AxiLiteSlave <Entity AxiLiteSlave>

---

The documentation for this design unit was generated from the following file:

• axi/axi-lite/ip_integrator/AxiLiteSlaveIpIntegrator.vhd