Loading...
Searching...
No Matches
AxiLiteSlave Entity Reference
Inheritance diagram for AxiLiteSlave:Entities | |
| AxiLiteSlave.rtl | architecture |
Libraries | |
| ieee | |
| surf | |
Use Clauses | |
| std_logic_1164 | |
| std_logic_arith | |
| std_logic_unsigned | |
| StdRtlPkg | Package <StdRtlPkg> |
| AxiLitePkg | Package <AxiLitePkg> |
Generics | |
| TPD_G | time := 1 ns |
| RST_POLARITY_G | sl := ' 1 ' |
| RST_ASYNC_G | boolean := false |
Ports | ||
| axilClk | in | sl |
| axilRst | in | sl |
| req | out | AxiLiteReqType |
| ack | in | AxiLiteAckType |
| axilWriteMaster | in | AxiLiteWriteMasterType |
| axilWriteSlave | out | AxiLiteWriteSlaveType |
| axilReadMaster | in | AxiLiteReadMasterType |
| axilReadSlave | out | AxiLiteReadSlaveType |
The documentation for this design unit was generated from the following files:
- axi/axi-lite/rtl/AxiLiteSlave.vhd
- build/SRC_VHDL/surf/AxiLiteSlave.vhd
