AxiLiteRegsIpIntegrator.rtl Architecture Reference

Architecture >> AxiLiteRegsIpIntegrator::rtl

Signals
axilReadMaster	AxiLiteReadMasterType := AXI_LITE_READ_MASTER_INIT_C
axilReadSlave	AxiLiteReadSlaveType := AXI_LITE_READ_SLAVE_INIT_C
axilWriteMaster	AxiLiteWriteMasterType := AXI_LITE_WRITE_MASTER_INIT_C
axilWriteSlave	AxiLiteWriteSlaveType := AXI_LITE_WRITE_SLAVE_INIT_C
sAxiAResetN	sl := ' 1 '
writeRegister	Slv32Array ( NUM_WRITE_REG_G- 1 downto 0 )
readRegister	Slv32Array ( NUM_READ_REG_G- 1 downto 0 )

Instantiations
u_shimlayer	SlaveAxiLiteIpIntegrator <Entity SlaveAxiLiteIpIntegrator>
u_dut	AxiLiteRegs <Entity AxiLiteRegs>

---

The documentation for this design unit was generated from the following file:

• axi/axi-lite/ip_integrator/AxiLiteRegsIpIntegrator.vhd