iq32bTo16b.rtl Architecture Reference

Architecture >> iq32bTo16b::rtl

Processes
comb	( dataI , dataQ , r , rdRst , valid )
seq	( rdClk )
comb	( dataI , dataQ , r , rdRst , valid )
seq	( rdClk )

Constants
REG_INIT_C	RegType := ( rdEn = > ' 0 ' , wordSel = > ' 0 ' , valid = > ' 0 ' , dataI = > ( others = > ' 0 ' ) , dataQ = > ( others = > ' 0 ' ) )

Signals
r	RegType := REG_INIT_C
rin	RegType
rdEn	sl
valid	sl
dataI	slv ( 31 downto 0 )
dataQ	slv ( 31 downto 0 )

Records
RegType

Instantiations
u_fifo	Fifo <Entity Fifo>
u_fifo	Fifo <Entity Fifo>

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/iq32bTo16b.vhd
• protocols/jesd204b/rtl/iq32bTo16b.vhd