SURF
Loading...
Searching...
No Matches
Functions | Procedures
Jesd204bPkg Package Body Reference
Package Body >> Jesd204bPkg

Functions

std_logic   detKcharFunc (
data_slv: in slv
charisk_slv: in slv
bytes_int: in positive
)
std_logic   varIndexOutFunc ( shft_slv: in slv , index_slv: in slv )
std_logic_vector   detectPosFunc (
data_slv: in slv
charisk_slv: in slv
bytes_int: in positive
)
std_logic_vector   detectPosFuncSwap (
data_slv: in slv
charisk_slv: in slv
bytes_int: in positive
)
std_logic_vector   byteSwapSlv ( data_slv: in slv , bytes_int: in positive )
std_logic_vector   endianSwapSlv ( data_slv: in slv , bytes_int: in positive )
std_logic_vector   JesdDataAlign (
data_slv: in slv
position_slv: in slv
bytes_int: in positive
)
std_logic_vector   JesdCharAlign (
char_slv: in slv
position_slv: in slv
bytes_int: in positive
)
integer   slvToInt ( data_slv: in slv )
std_logic_vector   intToSlv ( data_int: in integer , bytes_int: in positive )
std_logic_vector   outSampleZero ( F_int: in positive , bytes_int: in positive )
std_logic_vector   invSigned ( input: in slv )
std_logic_vector   invData (
data: in slv
F_int: in positive
bytes_int: in positive
)
std_logic   detKcharFunc (
data_slv: in slv
charisk_slv: in slv
bytes_int: in positive
)
std_logic   varIndexOutFunc ( shft_slv: in slv , index_slv: in slv )
std_logic_vector   detectPosFunc (
data_slv: in slv
charisk_slv: in slv
bytes_int: in positive
)
std_logic_vector   detectPosFuncSwap (
data_slv: in slv
charisk_slv: in slv
bytes_int: in positive
)
std_logic_vector   byteSwapSlv ( data_slv: in slv , bytes_int: in positive )
std_logic_vector   endianSwapSlv ( data_slv: in slv , bytes_int: in positive )
std_logic_vector   JesdDataAlign (
data_slv: in slv
position_slv: in slv
bytes_int: in positive
)
std_logic_vector   JesdCharAlign (
char_slv: in slv
position_slv: in slv
bytes_int: in positive
)
integer   slvToInt ( data_slv: in slv )
std_logic_vector   intToSlv ( data_int: in integer , bytes_int: in positive )
std_logic_vector   outSampleZero ( F_int: in positive , bytes_int: in positive )
std_logic_vector   invSigned ( input: in slv )
std_logic_vector   invData (
data: in slv
F_int: in positive
bytes_int: in positive
)

Procedures

  jesdScrambler(
dataIn: in slv ( 15 downto 0 )
lfsrIn: in slv ( 14 downto 0 )
dataOut: inout slv ( 15 downto 0 )
lfsrOut: inout slv ( 14 downto 0 )
)
  jesdScrambler(
dataIn: in slv ( 15 downto 0 )
lfsrIn: in slv ( 14 downto 0 )
dataOut: inout slv ( 15 downto 0 )
lfsrOut: inout slv ( 14 downto 0 )
)
The documentation for this design unit was generated from the following files: