Architecture >> SyncTrigPeriod::rtl
|
|
comb | ( locRst , r , resetStat , trig ) |
|
seq | ( locClk , locRst ) |
|
comb | ( locRst , r , resetStat , trig ) |
|
seq | ( locClk , locRst ) |
|
|
MAX_CNT_C | slv ( CNT_WIDTH_G- 1 downto 0 ) := ( others = > ' 1 ' ) |
|
REG_INIT_C | RegType := ( armed = > ' 0 ' , cnt = > ( others = > ' 0 ' ) , period = > ( others = > ' 0 ' ) , periodMax = > ( others = > ' 0 ' ) , periodMin = > ( others = > ' 1 ' ) ) |
|
|
r | RegType := REG_INIT_C |
|
rin | RegType |
|
trig | sl := ' 0 ' |
The documentation for this design unit was generated from the following files:
- base/sync/rtl/SyncTrigPeriod.vhd
- build/SRC_VHDL/surf/SyncTrigPeriod.vhd