|
SURF
|
Inheritance diagram for SugoiManagerFsm:Entities | |
| SugoiManagerFsm.rtl | architecture |
Libraries | |
| ieee | |
| surf | |
Use Clauses | |
| std_logic_1164 | |
| std_logic_arith | |
| std_logic_unsigned | |
| StdRtlPkg | Package <StdRtlPkg> |
| AxiLitePkg | Package <AxiLitePkg> |
| SugoiPkg | Package <SugoiPkg> |
Generics | |
| TPD_G | time := 1 ns |
| SIMULATION_G | boolean := false |
| RST_ASYNC_G | boolean := false |
| NUM_ADDR_BITS_G | positive |
| TX_POLARITY_G | sl := ' 0 ' |
| RX_POLARITY_G | sl := ' 0 ' |
Ports | ||
| clk | in | sl |
| rst | in | sl |
| globalRst | in | sl |
| opCode | in | slv ( 7 downto 0 ) |
| rxValid | in | sl |
| rxData | in | slv ( 7 downto 0 ) |
| rxDataK | in | sl |
| txStrobe | out | sl |
| txData | out | slv ( 7 downto 0 ) |
| txDataK | out | sl |
| disableClk | out | sl |
| disableTx | out | sl |
| polarityTx | out | sl |
| polarityRx | out | sl |
| enUsrDlyCfg | out | sl |
| usrDlyCfg | out | slv ( 8 downto 0 ) |
| bypFirstBerDet | out | sl |
| minEyeWidth | out | slv ( 7 downto 0 ) |
| lockingCntCfg | out | slv ( 23 downto 0 ) |
| errorDet | in | sl |
| eyeWidth | in | slv ( 8 downto 0 ) |
| gearboxAligned | in | sl |
| axilReadMaster | in | AxiLiteReadMasterType |
| axilReadSlave | out | AxiLiteReadSlaveType |
| axilWriteMaster | in | AxiLiteWriteMasterType |
| axilWriteSlave | out | AxiLiteWriteSlaveType |