SsiInsertSof.rtl Architecture Reference

Architecture >> SsiInsertSof::rtl

Processes
comb	( mAxisRst , mUserHdr , r , rxMaster , txSlave )
seq	( mAxisClk , mAxisRst )
comb	( mAxisRst , mUserHdr , r , rxMaster , txSlave )
seq	( mAxisClk , mAxisRst )

Constants
REG_INIT_C	RegType := ( rxSlave = > AXI_STREAM_SLAVE_INIT_C , txMaster = > AXI_STREAM_MASTER_INIT_C , state = > IDLE_S )

Types
StateType	( IDLE_S , MOVE_S )

Signals
r	RegType := REG_INIT_C
rin	RegType
rxMaster	AxiStreamMasterType
rxSlave	AxiStreamSlaveType
txMaster	AxiStreamMasterType
txSlave	AxiStreamSlaveType

Records
RegType

Instantiations
fifo_rx	AxiStreamFifoV2 <Entity AxiStreamFifoV2>
fifo_tx	AxiStreamFifoV2 <Entity AxiStreamFifoV2>
fifo_rx	AxiStreamFifoV2 <Entity AxiStreamFifoV2>
fifo_tx	AxiStreamFifoV2 <Entity AxiStreamFifoV2>

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/SsiInsertSof.vhd
• protocols/ssi/rtl/SsiInsertSof.vhd