SURF
Loading...
Searching...
No Matches
RoCEv2AlphaUpdate Entity Reference
+ Inheritance diagram for RoCEv2AlphaUpdate:

Entities

RoCEv2AlphaUpdate.rtl  architecture
 

Libraries

ieee 
surf 

Use Clauses

std_logic_1164 
std_logic_arith 
std_logic_unsigned 
StdRtlPkg  Package <StdRtlPkg>

Generics

TPD_G  time := 1 ns
RST_ASYNC_G  boolean := false
RST_POLARITY_G  sl := ' 1 '

Ports

clk   in   sl
rst   in   sl
start   in   sl
curAlpha   in   slv ( 9 downto 0 )
alphaG   in   slv ( 9 downto 0 )
cnpDetected   in   sl
alphaUpdInterval   in   slv ( 15 downto 0 )
newAlpha   out   slv ( 9 downto 0 )
valid   out   sl

The documentation for this design unit was generated from the following file: