SURF
Loading...
Searching...
No Matches
RawEthFramerTx.rtl Architecture Reference
Architecture >> RawEthFramerTx::rtl

Processes

comb  ( ack , ibMacSlave , localMac , obAppMaster , r , rdData , remoteMac , rst )
seq  ( clk )

Constants

REG_INIT_C  RegType := ( bcf = > ' 0 ' , req = > ' 0 ' , tDest = > ( others = > ' 0 ' ) , wen = > ' 0 ' , wrAddr = > ( others = > ' 0 ' ) , wrData = > ( others = > ' 0 ' ) , rdAddr = > ( others = > ' 0 ' ) , minByteCnt = > 0 , eof = > ' 0 ' , eofe = > ' 0 ' , obAppSlave = > AXI_STREAM_SLAVE_INIT_C , ibMacMaster = > AXI_STREAM_MASTER_INIT_C , state = > IDLE_S )

Types

StateType  ( IDLE_S , TDEST_S , CACHE_S , MOVE_S )

Signals

r  RegType := REG_INIT_C
rin  RegType
rdData  slv ( 63 downto 0 )

Records

RegType 

Instantiations

u_minethcache  LutRam <Entity LutRam>

The documentation for this design unit was generated from the following file: