Pgp2bAxi Entity Reference

Inheritance diagram for Pgp2bAxi:

Collaboration diagram for Pgp2bAxi:

Entities
Pgp2bAxi.structure	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_arith
std_logic_unsigned
StdRtlPkg	Package <StdRtlPkg>
AxiLitePkg	Package <AxiLitePkg>
Pgp2bPkg	Package <Pgp2bPkg>

Generics
TPD_G	time := 1 ns
COMMON_TX_CLK_G	boolean := false
COMMON_RX_CLK_G	boolean := false
WRITE_EN_G	boolean := false
AXI_CLK_FREQ_G	real := 125 . 0E + 6
STATUS_CNT_WIDTH_G	natural range 1 to 32 := 32
ERROR_CNT_WIDTH_G	natural range 1 to 32 := 4

Ports
pgpTxClk	in	sl
pgpTxClkRst	in	sl
pgpTxIn	out	Pgp2bTxInType
pgpTxOut	in	Pgp2bTxOutType
locTxIn	in	Pgp2bTxInType := PGP2B_TX_IN_INIT_C
pgpRxClk	in	sl
pgpRxClkRst	in	sl
pgpRxIn	out	Pgp2bRxInType
pgpRxOut	in	Pgp2bRxOutType
locRxIn	in	Pgp2bRxInType := PGP2B_RX_IN_INIT_C
statusWord	out	slv ( 63 downto 0 )
statusSend	out	sl
txDiffCtrl	out	slv ( 4 downto 0 )
txPreCursor	out	slv ( 4 downto 0 )
txPostCursor	out	slv ( 4 downto 0 )
axilClk	in	sl
axilRst	in	sl
axilReadMaster	in	AxiLiteReadMasterType
axilReadSlave	out	AxiLiteReadSlaveType
axilWriteMaster	in	AxiLiteWriteMasterType
axilWriteSlave	out	AxiLiteWriteSlaveType

---

The documentation for this design unit was generated from the following file:

• protocols/pgp/pgp2b/core/rtl/Pgp2bAxi.vhd