JesdIlasGen Entity Reference

Inheritance diagram for JesdIlasGen:

Entities
JesdIlasGen.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_unsigned
std_logic_arith
StdRtlPkg	Package <StdRtlPkg>
Jesd204bpkg

Generics
TPD_G	time := 1 ns
F_G	positive := 2
K_G	positive := 32
L_G	positive := 1
DID_G	slv ( 7 downto 0 ) := x " 00 "
BID_G	slv ( 3 downto 0 ) := x " 0 "
M_G	slv ( 7 downto 0 ) := x " 00 "
N_G	slv ( 4 downto 0 ) := " 00000 "
NPRIME_G	slv ( 4 downto 0 ) := " 00000 "
CS_G	slv ( 1 downto 0 ) := " 00 "
S_G	slv ( 4 downto 0 ) := " 00000 "
HD_G	sl := ' 0 '
CF_G	slv ( 4 downto 0 ) := " 00000 "

Ports
clk	in	sl
rst	in	sl
enable_i	in	sl
ilas_i	in	sl
lmfc_i	in	sl
lid_i	in	slv ( 4 downto 0 )
scrEnable_i	in	sl
subClass_i	in	sl
ilasData_o	out	slv ( GT_WORD_SIZE_C* 8 - 1 downto 0 )
ilasK_o	out	slv ( GT_WORD_SIZE_C- 1 downto 0 )

---

The documentation for this design unit was generated from the following file:

• protocols/jesd204b/rtl/JesdIlasGen.vhd