InputBufferReg Entity Reference

Entities
InputBufferReg.rtl	architecture

Libraries
ieee
surf
unisim

Use Clauses
std_logic_1164
std_logic_unsigned
std_logic_arith
StdRtlPkg	Package <StdRtlPkg>
vcomponents

Generics
TPD_G	time := 1 ns
DIFF_PAIR_G	boolean := false
DDR_CLK_EDGE_G	string := " OPPOSITE_EDGE "
INIT_Q1_G	bit := ' 0 '
INIT_Q2_G	bit := ' 0 '
SRTYPE_G	string := " SYNC "

Ports
I	in	sl
IB	in	sl := ' 1 '
C	in	sl
CE	in	sl := ' 1 '
R	in	sl := ' 0 '
S	in	sl := ' 0 '
Q1	out	sl
Q2	out	sl

---

The documentation for this design unit was generated from the following files:

• xilinx/7Series/general/rtl/InputBufferReg.vhd
• xilinx/UltraScale/general/rtl/InputBufferReg.vhd