Architecture >> HammingEccTb::sim
|
comb | ( obData , obErrDbit , obErrSbit , obValid , r , rst ) |
seq | ( clk ) |
PROCESS_112 | ( failed , passed ) |
comb | ( obData , obErrDbit , obErrSbit , obValid , r , rst ) |
seq | ( clk ) |
PROCESS_243 | ( failed , passed ) |
|
CLK_PERIOD_C | time := 4 ns |
TPD_G | time := CLK_PERIOD_C/ 4 |
DATA_WIDTH_C | positive := 8 |
ENC_WIDTH_C | positive := hammingEccDataWidth ( DATA_WIDTH_C ) |
k | positive := DATA_WIDTH_C |
m | positive := hammingEccPartiyWidth ( k ) |
n | positive := hammingEccDataWidth ( k ) |
REG_INIT_C | RegType := ( passed = > ' 0 ' , failed = > ' 0 ' , ibValid = > ' 0 ' , ibData = > ( others = > ' 0 ' ) , bitErrorMask = > ( others = > ' 0 ' ) , state = > LOAD_S ) |
|
StateType | ( LOAD_S , WAIT_S , FAILED_S , PASSED_S ) |
The documentation for this design unit was generated from the following files:
- build/SRC_VHDL/surf/HammingEccTb.vhd
- protocols/hamming-ecc/tb/HammingEccTb.vhd