FwftCntTbSubModule Entity Reference

Inheritance diagram for FwftCntTbSubModule:

Collaboration diagram for FwftCntTbSubModule:

Entities
FwftCntTbSubModule.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_arith
std_logic_unsigned
StdRtlPkg	Package <StdRtlPkg>

Generics
TPD_G	time := 1 ns
GEN_SYNC_FIFO_G	boolean := false
SYNTH_MODE_G	string := " inferred "
MEMORY_TYPE_G	string := " block "

Ports
clk	in	sl
rst	in	sl
passed	out	sl := ' 0 '
failed	out	sl := ' 0 '

---

The documentation for this design unit was generated from the following files:

• base/fifo/tb/FwftCntTbSubModule.vhd
• build/SRC_VHDL/surf/FwftCntTbSubModule.vhd