FifoRdFsm Entity Reference

Inheritance diagram for FifoRdFsm:

Entities
FifoRdFsm.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
std_logic_arith
std_logic_unsigned
StdRtlPkg	Package <StdRtlPkg>

Generics
TPD_G	time := 1 ns
RST_POLARITY_G	sl := ' 1 '
RST_ASYNC_G	boolean := false
FIFO_ASYNC_G	boolean := false
MEMORY_TYPE_G	string := " block "
FWFT_EN_G	boolean := false
DATA_WIDTH_G	positive := 16
ADDR_WIDTH_G	positive := 4
EMPTY_THRES_G	positive := 1

Ports
rst	in	sl
rdRdy	out	sl
rdIndex	out	slv ( ADDR_WIDTH_G- 1 downto 0 )
wrRdy	in	sl
wrIndex	in	slv ( ADDR_WIDTH_G- 1 downto 0 )
addrb	out	slv ( ADDR_WIDTH_G- 1 downto 0 )
doutb	in	slv ( DATA_WIDTH_G- 1 downto 0 )
enb	out	sl
regceb	out	sl
rd_clk	in	sl
rd_en	in	sl
dout	out	slv ( DATA_WIDTH_G- 1 downto 0 )
rd_data_count	out	slv ( ADDR_WIDTH_G- 1 downto 0 )
valid	out	sl
underflow	out	sl
prog_empty	out	sl
almost_empty	out	sl
empty	out	sl

---

The documentation for this design unit was generated from the following files:

• base/fifo/rtl/inferred/FifoRdFsm.vhd
• build/SRC_VHDL/surf/FifoRdFsm.vhd