DspComparator.rtl Architecture Reference

Architecture >> DspComparator::rtl

Processes
comb	( ain , bin , ibValid , r , rst , tReady )
seq	( clk , rst )
comb	( ain , bin , ibValid , r , rst , tReady )
seq	( clk , rst )

Constants
REG_INIT_C	RegType := ( ibReady = > ' 0 ' , tValid = > ' 0 ' , aout = > ( others = > ' 0 ' ) , bout = > ( others = > ' 0 ' ) , diff = > ( others = > ' 0 ' ) )

Subtypes
PIPE_AOUT_RANGE_C	integer range WIDTH_G- 1 + 5 downto 5
PIPE_BOUT_RANGE_C	integer range 2 * WIDTH_G- 1 + 5 downto WIDTH_G+ 5

Signals
r	RegType := REG_INIT_C
rin	RegType
tReady	sl
eqInt	sl
gtInt	sl
gtEqInt	sl
lsInt	sl
lsEqInt	sl
sData	slv ( 2 * WIDTH_G- 1 + 5 downto 0 )
mData	slv ( 2 * WIDTH_G- 1 + 5 downto 0 )

Attributes
use_dsp	string
use_dsp	signal is USE_DSP_G

Records
RegType

Instantiations
u_pipe	FifoOutputPipeline <Entity FifoOutputPipeline>
u_pipe	FifoOutputPipeline <Entity FifoOutputPipeline>

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/DspComparator.vhd
• dsp/fixed/DspComparator.vhd