DspAddSub.rtl Architecture Reference

Architecture >> DspAddSub::rtl

Processes
comb	( add , ain , bin , ibValid , r , rst , tReady )
seq	( clk , rst )
comb	( add , ain , bin , ibValid , r , rst , tReady )
seq	( clk , rst )

Constants
REG_INIT_C	RegType := ( ibReady = > ' 0 ' , tValid = > ' 0 ' , p = > ( others = > ' 0 ' ) )

Signals
r	RegType := REG_INIT_C
rin	RegType
tReady	sl
p	slv ( WIDTH_G- 1 downto 0 )

Attributes
use_dsp	string
use_dsp	signal is USE_DSP_G

Records
RegType

Instantiations
u_pipe	FifoOutputPipeline <Entity FifoOutputPipeline>
u_pipe	FifoOutputPipeline <Entity FifoOutputPipeline>

---

The documentation for this design unit was generated from the following files:

• build/SRC_VHDL/surf/DspAddSub.vhd
• dsp/generic/fixed/DspAddSub.vhd