AxiXcf128Core Entity Reference

Inheritance diagram for AxiXcf128Core:

Collaboration diagram for AxiXcf128Core:

Entities
AxiXcf128Core.mapping	architecture

Libraries
ieee
surf
unisim

Use Clauses
std_logic_1164
numeric_std
StdRtlPkg	Package <StdRtlPkg>
AxiLitePkg	Package <AxiLitePkg>
AxiXcf128Pkg	Package <AxiXcf128Pkg>
vcomponents

Generics
TPD_G	time := 1 ns
AXI_CLK_FREQ_G	real := 200 . 0E + 6

Ports
xcfInOut	inout	AxiXcf128InOutType
xcfOut	out	AxiXcf128OutType
axiReadMaster	in	AxiLiteReadMasterType
axiReadSlave	out	AxiLiteReadSlaveType
axiWriteMaster	in	AxiLiteWriteMasterType
axiWriteSlave	out	AxiLiteWriteSlaveType
axiClk	in	sl
axiRst	in	sl

---

The documentation for this design unit was generated from the following file:

• devices/Xilinx/xcf128/rtl/AxiXcf128Core.vhd