AxiStreamFrameRateLimiterIpIntegrator Entity Reference

Inheritance diagram for AxiStreamFrameRateLimiterIpIntegrator:

Collaboration diagram for AxiStreamFrameRateLimiterIpIntegrator:

Entities
AxiStreamFrameRateLimiterIpIntegrator.rtl	architecture

Libraries
ieee
surf

Use Clauses
std_logic_1164
StdRtlPkg	Package <StdRtlPkg>
AxiPkg	Package <AxiPkg>
AxiLitePkg	Package <AxiLitePkg>
AxiStreamPkg	Package <AxiStreamPkg>

Generics
TPD_G	time := 1 ns
RST_POLARITY_G	sl := ' 1 '
RST_ASYNC_G	boolean := false
PIPE_STAGES_G	natural := 0
COMMON_CLK_G	boolean := true
BACKPRESSURE_G	boolean := false
AXIS_CLK_FREQ_G	real := 8 . 0
REFRESH_RATE_G	real := 1 . 0E + 0
DEFAULT_MAX_RATE_G	positive := 2
DATA_BYTES_G	positive := 4
TUSER_WIDTH_G	positive range 1 to 8 := 1

Ports
axisClk	in	sl
axisRst	in	sl
axilClk	in	sl
axilRst	in	sl
M_AXIS_PAUSE	in	sl := ' 0 '
S_AXIS_TVALID	in	sl := ' 0 '
S_AXIS_TDATA	in	slv ( DATA_BYTES_G* 8 - 1 downto 0 ) := ( others = > ' 0 ' )
S_AXIS_TKEEP	in	slv ( DATA_BYTES_G- 1 downto 0 ) := ( others = > ' 0 ' )
S_AXIS_TLAST	in	sl := ' 0 '
S_AXIS_TDEST	in	slv ( 7 downto 0 ) := ( others = > ' 0 ' )
S_AXIS_TID	in	slv ( 7 downto 0 ) := ( others = > ' 0 ' )
S_AXIS_TUSER	in	slv ( TUSER_WIDTH_G- 1 downto 0 ) := ( others = > ' 0 ' )
S_AXIS_TREADY	out	sl
M_AXIS_TVALID	out	sl
M_AXIS_TDATA	out	slv ( DATA_BYTES_G* 8 - 1 downto 0 )
M_AXIS_TKEEP	out	slv ( DATA_BYTES_G- 1 downto 0 )
M_AXIS_TLAST	out	sl
M_AXIS_TDEST	out	slv ( 7 downto 0 )
M_AXIS_TID	out	slv ( 7 downto 0 )
M_AXIS_TUSER	out	slv ( TUSER_WIDTH_G- 1 downto 0 )
M_AXIS_TREADY	in	sl := ' 0 '
S_AXI_AWADDR	in	slv ( 8 downto 0 )
S_AXI_AWPROT	in	slv ( 2 downto 0 )
S_AXI_AWVALID	in	sl
S_AXI_AWREADY	out	sl
S_AXI_WDATA	in	slv ( 31 downto 0 )
S_AXI_WSTRB	in	slv ( 3 downto 0 )
S_AXI_WVALID	in	sl
S_AXI_WREADY	out	sl
S_AXI_BRESP	out	slv ( 1 downto 0 )
S_AXI_BVALID	out	sl
S_AXI_BREADY	in	sl
S_AXI_ARADDR	in	slv ( 8 downto 0 )
S_AXI_ARPROT	in	slv ( 2 downto 0 )
S_AXI_ARVALID	in	sl
S_AXI_ARREADY	out	sl
S_AXI_RDATA	out	slv ( 31 downto 0 )
S_AXI_RRESP	out	slv ( 1 downto 0 )
S_AXI_RVALID	out	sl
S_AXI_RREADY	in	sl

---

The documentation for this design unit was generated from the following file:

• axi/axi-stream/ip_integrator/AxiStreamFrameRateLimiterIpIntegrator.vhd